Design recipes for FPGAs : using verilog and VHDL